Single-event upsets in the configuration memory of the 28-nm Xilinx Kintex-7 FPGA, used in the PANDA electromagnetic calorimeter, have been studied. Results from neutron and proton irradiations at energies up to 184 MeV are presented and compared with previous experimental results. In order to gain information about the energy-dependence of the single-event upset cross section, a GEANT4-based Monte Carlo simulation of upset mechanisms in nanometric silicon volumes has been developed. The results from this model are shown to agree with the experimental data for both neutrons and protons. Knowledge about the energy dependence of the cross section and of the particle flux at the location of the front-end modules in PANDA enables better estimates of the mean time between failures in the electromagnetic calorimeter. At PANDA, a total neutron flux of 1 · 10 2 cm −2 s −1 at the location of the front-end modules is expected at the lowest antiproton beam momentum and a luminosity of 1 · 10 31 cm −2 s −1 , leading to a predicted Mean Time Between Failures of 47 ± 10 hours per FPGA in the electromagnetic calorimeter.
Introduction
The Facility for Antiproton and Ion Research (FAIR) is currently under construction in Darmstadt, Germany. One of the experiments at FAIR is PANDA (Anti-Proton Annihilation at Darmstadt), where antiprotons with momenta between 1.5 GeV/c and 15 GeV/c will interact in a hydrogen target.
The electromagnetic calorimeter (EMC) of PANDA will consist of approximately 16,000 lead tungstate (PbWO 4 or PWO) scintillating crystals, read out by avalanche photodiodes (APDs) and vacuum phototetrodes (VPTTs). The resulting signals will be processed by approximately 600 front-end digitiser modules, each featuring two 28-nm Xilinx Kintex-7 FPGAs. PANDA will be hardware-trigger-less, and these modules form the EMC software-based trigger. Location of a front-end digitiser module Due to the high radiation exposure of the front-end modules, single-event upsets (SEUs) in the FPGA configuration memory are expected. These effects have been measured in the past [2, 3, 4, 7] , but to estimate the rate of such errors in PANDA, information about the energy dependence of the SEU cross section is needed. This may be obtained through irradiations using known particle energies, combined with Monte Carlo simulations.
In the present work, one front-end module has been irradiated with neutrons and protons at different energies up to 184 MeV and the SEU cross sections have been determined. A simulation of energy deposits in nanometric volumes in silicon has been developed, and reproduces the experimental results. The mean time between failures (MTBF) in the FPGA configuration memory during PANDA operation is predicted.
Experimental results

Experiments
During the irradiations, the front-end module was placed perpendicular to the particle beam, so that the particles hit the FPGA from the top. The module was powered on throughout the measurements, and the FPGA configuration memory was continuously monitored for SEUs by using the Xilinx Soft-Error Mitigation (SEM) Core, which also enabled automatic correction of single-bit SEUs and certain types of multi-bit SEUs.
Neutron irradiation
The module was irradiated with neutrons at The Svedberg Laboratory (TSL) in Uppsala, Sweden. The neutron beam had a continuous energy distribution from 0 MeV to 180 MeV [5] , and the SEU cross section was determined to be (7.4 ± 0.6) · 10 −15 cm 2 bit −1 . A comparison with results from previous experiments, made at TSL and at the Los Alamos Neutron Science Center (LANSCE), is shown in Fig. 2 . Direct comparison with the LANSCE results is not possible due to the difference in the energy spectrum [5] , but they are included for completeness. All of these results, including the one from this work, assume that only neutrons above 10 MeV cause SEUs, in accordance with the JESD89A standard [6] . 
Proton irradiation
The module was irradiated with protons at KVI-CART in Groningen, the Netherlands. Measurements were performed at three beam energies: 80 MeV, 100 MeV and 184 MeV. The SEU cross sections at these three energies were determined to be (7.9 ± 0.9) · 10 −15 cm 2 bit −1 , (6.7 ± 0.5) · 10 −15 cm 2 bit −1 and (5.7 ± 0.6) · 10 −15 cm 2 bit −1 , respectively. A comparison with results from previous experiments is shown in Fig. 3. 
Simulation results
A GEANT4 model of a memory cell containing four cubic sensitive volumes (SVs) located within a silicon volume has been developed. Neutrons and protons with energies matching those in the experiments were directed into the cell (as shown in Fig. 4) , and by using the GEANT4 MicroElec physics list [8] the interactions within the memory cell were modelled.
For each primary neutron or proton, the resulting energy deposits in the four SVs were determined, and if the deposited energy in any of the SVs was larger than a critical energy E crit , the event
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Measurements was categorised as an SEU event. The critical energy and the SV size d 3 giving the best agreement with experiments were found through a global χ 2 fit of the simulated SEU cross sections to the experimental SEU cross sections. With the resulting values E crit = 4.6 ± 0.2 keV and d = 125 ± 6 nm, both the experimental proton and neutron cross sections are reproduced as shown in Fig. 5 . The PandaRoot [9] framework was used to simulate 2 · 10 6 1.5 GeV/cpp collisions in PANDA using a Dual Parton Model (DPM) event generator. Assuming the initial PANDA luminosity of 10 31 cm −2 s −1 , the maximum flux of neutrons at the location of the EMC digitisers was determined to be 1 · 10 2 cm −2 s −1 . Based on the experimental and simulated cross sections, the MTBF for neutroninduced SEUs is 47 ± 10 hours per FPGA in the EMC under these conditions.
Conclusions
The measured cross sections agree with previous measurements, validating the experimental procedure. The simulation reproduces these results for both neutrons and protons, indicating a critical energy of 4.6 ± 0.2 keV. With a critical energy this low, even low-energy neutrons and protons potentially cause SEUs -this will be studied in further experiments and simulations. Also, the effects of changing the size of the simulated beam and the depths of the SVs will be studied further, to determine to what extent the simulated cross sections depend on these parameters.
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Measurements and Simulations of Single-Event Upsets in a 28-nm FPGA Dependence of the MTBF onp momentum and luminosity will be studied further to determine the need for error mitigation in the FPGA when used in the EMC.
